

Digital electronics Handwritten notes

TABLE OF CONTENTS

Unit No.	Topics	Page No.	Unit No.	Topics	Page No.
1.	Number Systems	1 - 3	25.	Realization of Boolean Expressions	43
2.	Logic Gates	4 - 5	26.	Don't Care Examples	44
3.	Universal Gates	6 - 8	27.	Hazards in Combinational Circuits	45
4.	Bubbled Gates	9 - 10	28.	Multiplexers (MUX)	46
5.	Boolean Algebra	11 - 14	29.	Demultiplexers (DEMUX)	47
6.	Boolean Algebra Theorems	15 - 16	30.	Encoders & Decoders	48
7.	Logic Circuits & Boolean Expressions	17 - 18	31.	Priority Encoders	49
8.	Flip-Flops (SR, JK)	19 - 20	32.	Code Converters	50
9.	Excitation Tables	21	33.	Parity Generators & Checkers	51
10.	Adders (Half & Full)	22 - 23	34.	Carry Save Adder (CSA)	52
11.	Subtractors (Half & Full)	24 - 25	35.	Comparators	53
12.	Ripple Carry Adder & Delay	26 - 27	36.	Digital System Applications	54
13.	Carry Look Ahead Adder	28 - 29	37.	Seven Segment Display	55
14.	Comparison (RCA vs CLA)	30	38.	Registers	56
15.	K-Maps Introduction	31	39.	Counters	57
16.	K-Map (2 & 3 Variables)	32 - 33	40.	Shift Registers & Universal Shift Register	58
17.	K-Map (4 Variables)	34	41.	DAC and ADC	59
18.	K-Map Examples	35	42.	Summary of Important Topics	60
19.	Don't Care Conditions	36	Practice Questions for DSSSB TGT CS		
20.	Grouping in K-Maps	37	★	Practice Set - 1 (Basic Logic & Boolean Algebra)	61
21.	Prime Implicants & EPIs	38 - 39	★	Practice Set - 2 (Combinational Circuits)	62
22.	POS using K-Map	40	★	Practice Set - 3 (Sequential Circuits)	63
23.	Consensus Theorem	41	★	Practice Set - 4 (K-Maps & Minimization)	64
24.	Neutral & Self-Dual Functions	42	★	Practice Set - 5 (MUX, DEMUX, Encoders, Decoders)	65
			★	Practice Set - 6 (Miscellaneous & Short Answer)	66

Note :

- ★ This table of contents will help you quickly locate any topic.
- ★ Study concepts thoroughly and solve practice questions regularly.
- ★ These notes are specially useful for DSSSB TGT Computer Science Exam.

All the Best
for your
Exam !



DIGITAL ELECTRONICS

1

Introduction

- Digital Electronics deals with the study of discrete electronic signals which have two possible states : 0 (LOW) and 1 (HIGH).
- It uses digital circuits to process, store and transmit data in the form of binary digits.

Features of Digital Electronics

- High speed operation
- High accuracy and reliability
- Low power consumption
- Easy to store and process information
- Less affected by noise

Number System

1. Binary Number System (Base-2)

- It uses only two digits : 0 and 1.
- Each position is a power of 2.
- Example : $(1011)_2 = 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$
 $= 8 + 0 + 2 + 1 = (11)_{10}$

$$(1101)_2 = 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 = (13)_{10}$$

2. Decimal Number System (Base-10)

- It uses ten digits : 0 to 9.
- Each position is a power of 10.
- Example : $(345)_{10} = 3 \times 10^2 + 4 \times 10^1 + 5 \times 10^0$
 $= 300 + 40 + 5 = (345)_{10}$

3. Hexadecimal Number System (Base-16)

- It uses 16 symbols : 0 to 9 and A, B, C, D, E, F (where A=10, B=11, C=12, D=13, E=14, F=15)
- Each position is a power of 16.
- Example : $(2A)_{16} = 2 \times 16^1 + 10 \times 16^0 = 32 + 10 = (42)_{10}$

4. Octal Number System (Base-8)

- It uses eight digits : 0 to 7.
- Each position is a power of 8.
- Example : $(57)_8 = 5 \times 8^1 + 7 \times 8^0 = 40 + 7 = (47)_{10}$

Conversions

Conversion	Method
Binary $\leftrightarrow$ Decimal	Weighted method
Binary $\leftrightarrow$ Octal	Group bits in 3's
Binary $\leftrightarrow$ Hexadecimal	Group bits in 4's
Octal/Hex $\leftrightarrow$ Decimal	Expand and convert
Decimal $\leftrightarrow$ Others	Repeated division method

Binary Arithmetic

3

Binary Addition

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Example : $(1011)_2 + (1101)_2$

$$\begin{array}{r} 1011 \\ + 1101 \\ \hline 11000 \end{array}$$

Binary Subtraction

A	B	Borrow	Difference
0	0	0	0
1	0	0	1
1	1	0	0
0	1	1	1

Example : $(1011)_2 - (0101)_2$

$$\begin{array}{r} 1011 \\ - 0101 \\ \hline 0110 \end{array}$$

1's Complement

- Replace 1 by 0 and 0 by 1.

Example : $(10110) \rightarrow (01001)$

2's Complement

- Find 1's complement and add 1.

Example : (10110)

$$1's \text{ comp} = (01001)$$

$$2's \text{ comp} = (01001) + 1 = (01010)$$

Logic Gates

Logic gates are the basic building blocks of digital circuits. They perform logical operations on one or more binary inputs to produce a single binary output.


1. AND Gate



A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

Boolean Expression : $Y = A \cdot B$


2. OR Gate



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

Boolean Expression : $Y = A + B$


3. NOT Gate (Inverter)



A	Y
0	1
1	0

Boolean Expression : $Y = \overline{A}$


4. NAND Gate



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

Boolean Expression : $Y = \overline{A \cdot B}$

5. NOR Gate



A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

Boolean Expression : $Y = \overline{A + B}$

XOR Gate (Exclusive OR)



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

Boolean Expression : $Y = A \oplus B = \overline{A}B + A\overline{B}$

XNOR Gate (Exclusive NOR)



A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

Boolean Expression : $Y = A \otimes B = AB + \overline{A}\overline{B}$

Important Points

- NAND and NOR are universal gates.
- Any digital circuit can be implemented using only NAND gates or only NOR gates.

7. Universal Gates in Detail

7

1. NAND Gate as Universal Gate

- Any logic circuit can be implemented using only NAND gates.
- NOT, AND, OR can be realized using NAND gates.

Realization using NAND gate :

NOT Gate :



AND Gate :



OR Gate :



Key Point

- NAND gate is called "Sheffer Stroke".


2. NOR Gate as Universal Gate

8


- Any logic circuit can be implemented using only NOR gates.
- NOT, AND, OR can be realized using NOR gates.

Realization using NOR gate :


NOT Gate :



OR Gate :



AND Gate :



Key Point

- NOR gate is called "Peirce Arrow".

Bubbled Gates

A small circle (bubble) at the output indicates complement.


A bubble at the input indicates the variable is complemented.

1. Bubbled AND
(NAND Gate)




B	$Y = \overline{A \cdot B}$
0	1
1	1
0	1
1	0

2. Bubbled OR
(NOR Gate)



A	B	$Y = \overline{A + B}$
0	0	1
0	1	0
1	0	0
1	1	0

3. Bubbled Inputs
(Input Complement)



A	B	$Y = \overline{A} \cdot \overline{B}$
0	0	1
0	1	0
1	0	0
1	1	0

Important

A bubble can be moved across the gate by complementing the input/output.

This is useful in simplifying circuits.

9. Boolean Algebra - Basic Laws

10

1. Commutative Laws

$$A + B = B + A, \quad A \cdot B = B \cdot A$$

2. Associative Laws

$$(A + B) + C = A + (B + C)$$

$$(A \cdot B) \cdot C = A \cdot (B \cdot C)$$

3. Distributive Laws

$$A \cdot (B + C) = A \cdot B + A \cdot C$$

$$A + (B \cdot C) = (A + B) \cdot (A + C)$$

4. Identity Laws

$$A + 0 = A, \quad A \cdot 1 = A$$

5. Null Laws

$$A + 1 = 1, \quad A \cdot 0 = 0$$

6. Complement Laws

$$A + \overline{A} = 1, \quad A \cdot \overline{A} = 0$$

7. Idempotent Laws

$$A + A = A, \quad A \cdot A = A$$

Useful Theorems

$$(i) \quad \overline{\overline{A}} = A$$

$$(ii) \quad \overline{A + B} = \overline{A} \cdot \overline{B}$$

$$(iii) \quad \overline{A \cdot B} = \overline{A} + \overline{B}$$

$$(iv) \quad A + A \cdot B = A$$

$$(v) \quad A \cdot (A + B) = A$$

Note

These laws help in simplifying Boolean expressions and designing digital circuits.

10. Boolean Expression & Simplification

(11)

- Boolean Expression is an algebraic expression that uses variables, logic operations ($+$, $\cdot$, $\bar{}$).

Example : $Y = A \cdot \bar{B} + \bar{A} \cdot B + A \cdot B$

Steps for Simplification :

1. Apply Boolean Algebra laws.
2. Combine similar terms.
3. Remove redundant terms.
4. Obtain simplest form.

Example : Simplify $Y = A \cdot B + A \cdot \bar{B}$

Solution :

$$\begin{aligned} Y &= A \cdot B + A \cdot \bar{B} \\ &= A \cdot (B + \bar{B}) && [\text{Distributive Law}] \\ &= A \cdot 1 && [\text{Complement Law}] \\ &= A \end{aligned}$$

Important

- Simplification reduces the number of gates.
- It reduces cost, power consumption and delay.

Combinational Logic Circuits


12

The output of a combinational circuit depends only on present inputs.

There is no memory element.

Examples :

Half Adder




A	B	Sum (S)	Carry (C)
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Full Adder

Inputs : A, B, Cin (Carry in)

Outputs : Sum (S), Carry out (Cout)



A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
1	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Key Point

Combinational circuits are building blocks of digital systems.

13. Sequential Circuits

- Sequential circuits are those circuits whose output depends on present input as well as past state.
- They have memory element.
- They are built using flip flops or latches.

Comparison :

Sequential Circuits	Combinational Circuits
Output depends on present input + past state.	Output depends only on present input.
Have memory element.	No memory element.
Use feedback.	No feedback.
More complex.	Less complex.

Examples of Sequential Circuits :

- | | | |
|-----------------|-----------------------|-------------------|
| → Counters | → Registers | → Shift Registers |
| → Flip Flops | → Latches | → Timers |
| → Digital Clock | → Sequence Generators | |

Important : Flip Flops and Latches are the basic building blocks of all sequential circuits.

14. Latches and Flip Flops

- Latches and Flip Flops are bistable multivibrators.
- They can be in one of two stable states.
- They are used to store 1 bit of information.

Difference between Latch and Flip Flop :

Latch	Flip Flop
Level sensitive device.	Edge triggered device.
Output changes as long as input is active.	Output changes only at the triggering edge.
Simple and faster.	More complex.
Used in asynchronous circuits.	Used in synchronous circuits.

Characteristics :

1. Two stable states $\rightarrow$ 0 and 1
2. Can store 1 bit of data.
3. Complementary outputs (Q and $\overline{Q}$).
4. Built using feedback.

Remember :

Latch $\rightarrow$ Transparent (level sensitive)

Flip Flop $\rightarrow$ Edge Triggered (rising or falling edge)

Types of Flip Flops

Flip Flops are classified on the basis of inputs.

1. SR Flip Flop 2. JK Flip Flop 3. D Flip Flop 4. T Flip Flop

Comparison Table :

Type	Inputs	Characteristic
SR Flip Flop	S (Set), R (Reset)	Simplest flip flop, but has invalid state.
JK Flip Flop	J, K	Improved SR flip flop, no invalid state.
D Flip Flop	D (Data)	No invalid state, used in registers.
T Flip Flop	T (Toggle)	$T = 0 \rightarrow$ No change $T = 1 \rightarrow$ Toggle

Truth Table Summary (Characteristic Equation)

Flip Flop	Characteristic Equation
SR	$Q_{n+1} = S + \overline{R} \cdot Q_n \quad (S \cdot R = 0)$
JK	$Q_{n+1} = J \overline{Q}_n + \overline{K} Q_n$
D	$Q_{n+1} = D$
T	$Q_{n+1} = T \oplus Q_n$

Note :


SR flip flop has one invalid state ($S = 1, R = 1$).

16. SR Flip Flop

It is the simplest flip flop.

It has two inputs : S (Set) and R (Reset).

It can be implemented using cross coupled NOR gates.



SR Flip Flop (NOR based)

S	R	Q_{n+1}	$\overline{Q}_{n+1}$	Operation
0	0	Q_n	$\overline{Q}_n$	No Change
0	1	0	1	Reset
1	0	1	0	Set
1	1	—	—	Invalid

Explanation :

- $S = 1, R = 0 \rightarrow \text{Set} \rightarrow Q = 1$
- $S = 0, R = 1 \rightarrow \text{Reset} \rightarrow Q = 0$
- $S = 0, R = 0 \rightarrow \text{No change}$
- $S = 1, R = 1 \rightarrow \text{Invalid (both outputs 0)}$

Important Points :

- Avoid invalid state ($S=1, R=1$).
- NOR implementation is active high.
- Used in simple memory applications.


17. JK Flip Flop

17

It is an improvement of SR flip flop.

It has no invalid state.

It is implemented using cross coupled NAND gates.



JK Flip Flop

J	K	Q_{n+1}	Operation
0	0	Q_n	No Change
0	1	0	Reset
1	0	1	Set
1	1	$\overline{Q_n}$	Toggle

Characteristic Equation : $Q_{n+1} = J\overline{Q_n} + \overline{K}Q_n$

Key Points :

- $J = 1, K = 1 \rightarrow$ Toggle (Changes state).
- No invalid state.
- Very useful in counters and control circuits.
- NAND implementation is active low.

Summary of Flip Flops

Type	Inputs	Circuit Used	Special Feature	Characteristic Equation
S, R	S, R	NOR (active high) or NAND (active low)	Simplest, has invalid state	$Q_{n+1} = S + \bar{R} \cdot Q_n$ ($S \cdot R = 0$)
J, K	J, K	NAND (active low)	No invalid state, toggle operation	$Q_{n+1} = J \bar{Q}_n + \bar{K} Q_n$
D	D	NAND	No invalid state, used in registers	$Q_{n+1} = D$
T	T	NAND	Toggle when $T = 1$	$Q_{n+1} = T \oplus Q_n$

Exam Tip (DSSSB TGT CS) :

Know truth table and characteristic equation of all flip flops.


Remember invalid state of SR flip flop.

Understand difference between level triggered latch and edge triggered flip flop.

Practice conversion of one flip flop to another.

19. D Flip Flop

- It is a data (delay) flip flop.
- It has single input D (Data).
- Output follows the input at the active edge of clock.
- It has no invalid state.
- Implemented using two cross coupled NAND gates.



Truth Table :

D	Q_n	Q_{n+1}	Operation
0	0	0	Reset
0	1	0	Reset
1	0	1	Set
1	1	1	Set

Characteristic Equation :


$$Q_{n+1} = D$$

Key Points :

- $D = 0 \rightarrow$ Reset
- $D = 1 \rightarrow$ Set
- All invalid states are eliminated.
- Used in registers and shift registers.

20. T Flip Flop

- It is a toggle flip flop.
- It has single input T.
- $T = 0 \rightarrow$ No change in state.
- $T = 1 \rightarrow$ Toggle the state ($0 \leftrightarrow 1$).
- Implemented using JK flip flop by connecting $J = K = T$.



Truth Table :

T	Q_n	Q_{n+1}	Operation
0	0	0	No Change
0	1	1	No Change
1	0	1	Toggle
1	1	0	Toggle

Characteristic Equation :

$$Q_{n+1} = T \oplus Q_n$$

Key Points :

- $T = 0 \rightarrow$ Hold
- $T = 1 \rightarrow$ Toggle
- Used in counters and frequency dividers.

Excitation Tables of Flip Flops

Excitation table shows the required inputs for desired state transition.

SR Flip Flop

	Q_{n+1}	S	R
	0	0	X
	1	1	0
	0	0	1
	1	X	0

X → Don't Care

2. JK Flip Flop

	Q_n	Q_{n+1}	J	K
	0	0	0	X
	0	1	1	X
	1	0	X	1
	1	1	X	0

X → Don't Care

Flip Flop

	Q_{n+1}	D
	0	0
	1	1
	0	0
	1	1

4. T Flip Flop

	Q_n	Q_{n+1}	T
	0	0	0
	0	1	1
	1	0	1
	1	1	0


Remember :

Use excitation table to design the required Flip Flop circuit.

22. Half Adder

- A half adder adds two 1-bit numbers.
- It has two inputs (A, B) and two outputs (Sum, Carry).
- It does not consider carry from previous stage.

Logic Diagram :



Truth Table :

A	B	Sum (S)	Carry (C)
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Boolean Expressions :

$$S = A \oplus B$$

$$C = A \cdot B$$

Implementation :

1 XOR Gate for Sum

1 AND Gate for Carry.

Important :


Half adder is used in LSB stage of an adder.

23. Full Adder

(23)

- A full adder adds three 1-bit numbers.
- Inputs : A, B and Carry in (C_{in})
- Outputs : Sum (S) and Carry out (C_{out})

Logic Diagram :



Truth Table :

A	B	C_{in}	Sum (S)	C_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Boolean Expressions :

$$S = A \oplus B \oplus C_{in}$$

$$C_{out} = AB + BC_{in} + AC_{in}$$

Note :

Full adder is used in all stages except LSB.


Half Subtractor

A half subtractor performs subtraction of two 1-bit numbers.

It has two inputs (A : Minuend, B : Subtrahend).

Outputs : Difference (D) and Borrow (B_{out})

Diagram :



Truth Table :

A	B	D	B_{out}
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Boolean Expressions :

$$D = A \oplus B$$

$$B_{out} = \overline{A} \cdot B$$

Important :


Borrow occurs only when $A = 0$ and $B = 1$.

25. Full Subtractor

(25)

- A full subtractor subtracts three 1-bit numbers.
- Inputs : A (Minuend), B (Subtrahend), B_{in} (Borrow in)
- Outputs : Difference (D), Borrow out (B_{out})

Logic Diagram :



Truth Table :

A	B	B_{in}	D	B_{out}
0	0	0	0	0
0	0	1	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Boolean Expressions :

$$D = A \oplus B \oplus \bar{B}_{in}$$

$$B_{out} = \bar{A}\bar{B} + \bar{A}\bar{B}_{in} + B\bar{B}_{in}$$

Important :


Full subtractor is used in subtraction of multi-bit numbers.

26. Ripple Carry Adder (RCA)

26

- It is a combinational circuit that adds multi-bit numbers.
- It is formed by cascading (n) full adders.
- Carry out of one stage becomes carry in of next stage.

4-Bit Ripple Carry Adder :



Truth Table (1-bit Full Adder) :

A	B	C_{in}	Sum (S)	C_{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Features :

- Simple to design.
- Uses n full adders for n-bit addition.
- Carry ripples from LSB to MSB.

Note :

RCA is widely used in ALU of computers.

7. Delay in Ripple Carry Adder

- In RCA, carry has to propagate through all stages.
- Therefore, delay increases with number of bits.

Delay Analysis :

Let,
 t_{FA} = Delay of one full adder
 t_c = Carry propagation delay
 t_s = Sum (XOR) delay

For n -bit RCA,

$$T_{pd} = (n-1) \overline{t_c} + \overline{t_s}$$

Hence, delay $\propto n$ (Linearly proportional to number of bits)

Example :

For 4-bit adder,

$$T_{pd} = 3t_c + t_s$$

For 8-bit adder,

$$T_{pd} = 7t_c + t_s$$

Important for DSSSB TGT CS

- ★ RCA is easy but slow for large number of bits.
- ★ To reduce delay, advanced adders like Carry Look Ahead Adder are used.

Key Point :

Delay of RCA increases linearly with number of bits.

28. Carry Look Ahead Adder (CLA)

- CLA reduces the delay by computing carry in advance.
- It uses Generate (G) and Propagate (P) signals.

Definitions :


Propagate : $P_i = A_i \oplus B_i$ (If $P=1$, carry will be propagated)

Generate : $G_i = A_i \cdot B_i$ (If $G=1$, carry will be generated)

Carry Equations :

$$C_{i+1} = G_i + P_i \cdot C_i$$

4-Bit CLA Structures :



Advantages :

- Faster than RCA.
- Carry is calculated in parallel.
- Used in high speed ALU and processors.

Key Point :

CLA reduces delay to a logarithmic or constant level (independent of n).

29. Comparison of Adders

29

Parameter	Ripple Carry Adder (RCA)	Carry Look Ahead Adder (CLA)
Technique	Carry ripples from LSB to MSB	Carry computed in advance using P and G
No. of Full Adders	n	n (plus look ahead logic)
Speed	Slow ($\text{Delay} \propto n$)	Fast ($\text{Delay} \approx \text{constant} / \log n$)
Hardware	Less hardware	More hardware
Complexity	Simple	More complex
Power	Less	More
Used In	General purpose, small systems	High speed ALU, Microprocessors

Summary :

- RCA is simple and economical but slow.
- CLA is fast but hardware is more.
- For high speed applications CLA is preferred.

30. Summary of Combinational Circuits (So Far)

(3)

Circuit	Inputs	Outputs	Boolean Expressions	Used For
Half Adder	A, B	Sum, Carry	$S = A \oplus B$ $C = \bar{A} \cdot B$	Addition of two 1-bit numbers
Full Adder	A, B, C_{in}	Sum, C_{out}	$S = A \oplus B \oplus C_{in}$ $C_{out} = AB + BC_{in} + AC_{in}$	Addition of three 1-bit numbers
Half Subtractor	A, B	D, B_{out}	$D = A \oplus B$ $B_{out} = \bar{A} \cdot \bar{B}$	Subtraction of two 1-bit numbers
Full Subtractor	A, B, B_{in}	D, B_{out}	$D = A \oplus B \oplus B_{in}$ $B_{out} = \bar{A}B + \bar{A}B_{in} + BB_{in}$	Subtraction of three 1-bit numbers
RCA (n-bit)	$A_{n-1..0}$, $B_{n-1..0}$, C_{in}	$S_{n-1..0}$, C_{out}	Slow (Delay $\propto n$)	General addition
CLA (n-bit)	$A_{n-1..0}$, $B_{n-1..0}$, C_{in}	$S_{n-1..0}$, C_{out}	Fast (Delay $\approx$ constant)	High speed addition

Exam Tip (DSSSB TGT CS) :

- ★ Learn truth tables and characteristic equations of all circuits.
- ★ Understand the difference between ripple carry and look ahead adders.
- ★ Practice problems on adders and subtractors.

31. Minimization of Boolean Expressions using K-Maps (Karnaugh Maps)

- K-map is a graphical method used to minimize Boolean expressions.
- It provides simplified SOP (Sum of Products) or POS (Product of Sums) form.
- It helps to reduce the number of gates, cost and power consumption.
- K-map is applicable for up to 4 variables (16 cells).

Advantages :

- Simple and systematic
- Fewer steps than algebraic method
- Easy to handle don't care conditions
- Gives minimal expression directly

Important Points :

1. Adjacent cells differ in only one variable.
2. Corners are adjacent to each other.
3. Group sizes must be 1, 2, 4, 8, 16 ... (power of 2).
4. Use as large groups as possible.
5. Groups may overlap but no cell can be left unused.

32. K-Map for Two Variables

(32)

1. K-Map Structure :

		B	
		0	1
A	0	m_0	m_1
	1	m_2	m_3

Cell Numbering :

$$m_0 = A'B'$$

$$m_1 = A'B$$

$$m_2 = AB'$$

$$m_3 = AB$$

2. Example : Simplify $F(A, B) = \sum m(0, 2, 3)$

Step 1 : Place 1's in K-map

		B	
		0	1
A	0	1	0
	1	1	1

Step 2 : Make groups

		B	
		0	1
A	0	1	0
	1	1	1

Groups :

- $(m_0, m_2) \rightarrow B'$
- $(m_2, m_3) \rightarrow A$

Simplified Expression :

$$F = \overline{B}' + A$$

Tip : Adjacent cells are vertically or horizontally.
Corners are also adjacent.

K-Map for Three Variables

K-Map Structure :

		BC			
		00	01	11	10
A	0	m_0	m_1	m_3	m_2
	1	m_4	m_5	m_7	m_6

Cell Numbering (Decimal to Binary) :

$$m_0 = 000 = A'B'C'$$

$$m_1 = 001 = A'B'C$$

$$m_2 = 010 = A'BC'$$

$$m_3 = 011 = A'BC$$

$$m_4 = 100 = AB'C'$$

$$m_5 = 101 = AB'C$$

$$m_6 = 110 = ABC'$$

$$m_7 = 111 = ABC$$

Example : Simplify $F(A, B, C) = \sum m(0, 1, 2, 5, 6, 7)$

Step 1 : Fill K-map

		BC			
		00	01	11	10
A	0	1	1	0	1
	1	0	1	1	1

Step 2 : Make groups

		BC			
		00	01	11	10
A	0	1	1	0	1
	1	0	1	1	1

Groups :

$$(m_0, m_1) \rightarrow A'B'$$

$$(m_2, m_6) \rightarrow BC'$$

$$(m_5, m_7) \rightarrow AC$$

Simplified Expressions :

$$F = A'B' + BC' + AC$$

member : Use largest possible groups to get minimum terms.

34. K-Map for Four Variables

34

1. K-Map Structure :

AB \ CD				
	00	01	11	10
00	$\underline{m}_0$	$\underline{m}_1$	$\underline{m}_3$	$\underline{m}_2$
01	$\underline{m}_4$	$\underline{m}_5$	$\underline{m}_7$	$\underline{m}_6$
11	$\underline{m}_{12}$	$\underline{m}_{13}$	$\underline{m}_{15}$	$\underline{m}_{14}$
10	$\underline{m}_8$	$\underline{m}_9$	$\underline{m}_{11}$	$\underline{m}_{10}$


Row & Column Order
(Gray Code)

00, 01, 11, 10

2. Important Note :

- Opposite edges are adjacent.
- Corners are adjacent.
- Total cells = 16
- Group size = 1, 2, 4, 8, 16

Quick View of Adjacency



Memory Trick : Think of K-map as a torus (donut).
Left is adjacent to right, top is adjacent to bottom.

35. Example of 4-Variable K-Map

(35)

Example : Simplify $F(A, B, C, D) = \sum m(0, 1, 2, 5, 6, 8, 9, 10, 14, 15)$

Step 1 : Fill K-map

		CD		
AB		00	11	10
	00	1	0	1
01	01	0	0	1
11	11	0	0	1
10	10	1	0	1

Step 2 : Make groups

		CD		
AB		00	11	10
	00	1	0	1
01	01	0	0	1
11	11	0	1	1
10	10	1	0	1

Groups Formed :

- $(m_0, m_1, m_8, m_9) \rightarrow B'D'$
- $(m_2, m_6, m_{10}, m_{14}) \rightarrow BD'$
- $(m_5, m_9) \rightarrow A'CD$
- $(m_{14}, m_{15}) \rightarrow ABC$

Simplified Expressions :

$$F = B'D' + BD' + A'CD + ABC$$

Tip : Try different groupings to get minimum number of terms.
Above expression has 4 terms which is minimal.

Don't Care Conditions in K-Map

Don't care terms (X) can take value 0 or 1 whichever helps to minimize the expression.

They are used to make larger groups.

Example : Simplify $F(A, B, C) = \sum m(1, 2, 5, 7)$, $d = \sum d(0, 3, 6)$

Step 1 : Fill K-map (X for don't care)

BC	00	01	11	10
0	X	1	X	1
1	0	1	1	X

Step 2 : Make groups using X

BC	00	01	11	10
0	X	1	X	1
1	0	1	1	X

Groups :

$(m_0, m_1) \rightarrow A'B'$ (using X at m_0)

$(m_1, m_5) \rightarrow BC'$

$(m_5, m_7) \rightarrow A'D$ (using X at m_3)

Simplified Expressions :

$$F = A'B' + BC' + A'D$$

Key Point :

Use don't care terms to form the largest possible groups.

This leads to minimum gates and simpler circuits.

37. Grouping in K-Maps

37

- Groups (loops) are formed to eliminate variables.
- A valid group must contain only 1's (or X's).
- Group size must be 1, 2, 4, 8, 16 ... (power of 2).
- Make largest possible groups first.

1. Types of Groups :

1 Cell

1

2 Cells

1	1
---	---

4 Cells

1	1
1	1

8 Cells

1	1	1
1	1	1
1	1	1

16 Cells

1	1	1
1	1	1
1	1	1
1	1	1

2. Rules for Grouping :

- Groups can overlap.
- A cell may be included in more than one group.
- Use don't care (X) to form larger groups.
- After making groups, write the simplified expression.

Important :

Minimum number of literals $\Rightarrow$ Minimum cost, power and delay.

8. Essential Prime Implicants (EPIs)

(38)

A prime implicant that covers at least one 1 which is not covered by any other prime implicant is called Essential Prime Implicant.

EPIs must be included in the final expression.

Example : Minimize $F(A, B, C) = \sum m(1, 3, 7)$

Step 1 : K-Map

		BC			
		00	01	11	10
A	0	0	1	1	0
	1	0	1	1	0

Step 2 : Groups (Prime Implicants)

		BC			
		00	01	11	10
A	0	0	1	1	0
	1	0	1	1	0

Prime Implicants :

$$PI_1 = B'C$$

$$PI_2 = AC$$

Step 2 : (001) is covered only by $B'C$

Prime (01) are essential.

Cell m_7 (111) is covered by both.

$\Rightarrow$ Both PI_1 and PI_2 are essential.

Simplified Expression :

$$F = B'C + AC$$

More Examples

39

Example 1 : $F(A, B, C) = \sum m(0, 1, 2, 5, 6, 7)$

1 : K-Map

BC

	00	01	11	10
0	1	1	1	1
1	0	1	1	1

2 : Groups

BC

	00	01	11	10
0	0	1	1	1
1	0	1	1	1

Groups and Terms :

G_1 (top row) $\rightarrow A'$

G_2 (columns 11 & 10) $\rightarrow B$

G_3 (bottom row, 11 & 10) $\rightarrow A$

G_4 (column 01) (pairs) $\rightarrow B'C$

Simplified Expressions :

$$F = A' + B + A + B'C$$

$$= A' + B$$

($A + A' = 1$ absorbed by $A' + B$)

Example 2 : $F(A, B, C, D) = \sum m(0, 2, 5, 7, 8, 10, 13, 15)$

Answer :

$$F = \overline{A'D'} + \underline{BD'} + \underline{A'C} + \underline{CD}$$

(Try on your own)

40. POS (Product of Sums) using K-Map

- For POS form, group the 0's instead of 1's.
- The groups are used to obtain sum terms.
- The final expression is product of sum terms.

Example : Simplify $F(A, B) = \Pi M(0, 2)$

(Maxterms 0 and 2)

Step 1 : Mark 0's in K-Map

		B	
		0	1
A	0	0	1
	1	0	1

Step 2 : Group 0's

		B	
		0	1
A	0	0	1
	1	0	1

The group covers A' (since $A = 0$ in group)

POS Expression :

$$F = (A)$$

Note : For POS, use (variable) when cell has 0
and (variable') when cell has 1 in the group.

1. Consensus Theorem & K-Map

41

Consensus Theorem :

$$AB + A'C + BC = AB + A'C$$

(The term BC is redundant and can be removed.)

Using K-Map :

Redundant terms appear due to overlapping groups.

Remove the group which is not essential.

Example : $F(A, B, C) = AB + A'C + BC$

Step 1 : K-Map

		BC			
		00	01	11	10
A	0	0	0	1	1
	1	0	1	1	0

Step 2 : Groups

Group 1 $\rightarrow AB$

Group 2 $\rightarrow A'C$

Group 3 $\rightarrow BC$

(Group 3 is redundant)

Result : By Consensus Theorem, remove BC.

Simplified Expressions : $F = AB + A'C$

Important : K-Map automatically removes redundant terms if groups are selected properly.

Neutral & Self-Dual Functions

Neutral Functions

A function is neutral if it is independent of one or more variables.
It behaves like a function with fewer variables.

Example : $F(A, B, C) = A + B$ (Independent of C)

For $C = 0$ or 1 , $F = A + B$

Self-Dual Functions

A function is self-dual if its dual is equal to its complement.

If F is a function, its dual $\bar{F}^d$ is obtained by interchanging $+$ and $\cdot$, and 0 and 1 .

Self-dual if $F^d = F'$

Example : $F(A, B) = A \oplus B$

Dual of F : $F^d = AB + A'B'$

Complement of F : $F' = (A \oplus B)' = AB + A'B'$

$\Rightarrow F$ is self-dual.

Properties :

- Parity functions are self-dual.
- NAND and NOR are not self-dual.

Exam Tip (DSSSB TGT CS) :

Learn definitions with examples.

Identify variables on which function is independent.

Practice finding dual and verifying self-duality.

43. Realization of Boolean Expressions

- A Boolean expression can be realized (implemented) using logic gates.
- Steps to realize any Boolean expression :
 - Simplify the expression (using K-map / Boolean algebra).
 - Use basic gates (AND, OR, NOT) to implement.
 - Draw the logic diagram.

Example : Realize $F(A,B,C) = A'B + BC + A'C'$

Step 1 : Simplify using K-map

		BC			
		00	01	11	10
A	0	1	1	1	0
	1	1	0	1	0


Groups :

- $(A'B) \rightarrow \text{pair } (m_0, \overline{m}_1)$
- $(BC) \rightarrow \text{pair } (m_3, m_7)$
- $(A'C') \rightarrow \text{pair } (m_0, \overline{m}_4)$

Simplified Expression :

$$F = A'B + BC + A'C'$$

Step 2 : Logic Diagram



4. Don't Care Conditions - More Examples

Example 1 : $F(A,B,C) = \sum m(1,2,5)$, $d = \sum d(0,3,7)$

Step 1 : K-map (X for don't care)

		BC			
		00	01	11	10
A	0	X	1	X	X
	1	0	0	1	X

Groups formed :

Group-1 : (1,3) $\rightarrow A'C$

Group-2 : (5,7) $\rightarrow AC$

Step 2 : Make groups (use X)

		BC			
		00	01	11	10
A	0	X	1	X	X
	1	0	0	1	X

Simplified Expressions :

$$F = \overline{A'C} + AC$$

Example 2 : $F(A,B,C) = \sum m(0,2,4,6)$, $d = \sum d(1,3,5,7)$

Step 1 : K-map with X

		BC			
		00	01	11	10
A	0	1	X	X	1
	1	1	X	X	1

Step 2 : Groups (8-cell group)

		BC			
		00	01	11	10
A	0	1	X	X	1
	1	1	X	X	1

Simplified Expression :

$$F = 1$$

(All cells covered)

Tip : Don't care terms are used to form larger groups and

5. Hazard in Combinational Circuits

Hazard is a temporary unwanted output change when inputs change.

It occurs due to different propagation delays in different paths.

Types of Hazards :

Static Hazard - Output should remain 1 (or 0) but changes momentarily.


Dynamic Hazard - Output should change once but changes multiple times.

Example - Static-1 Hazard

Function : $F(A, B, C) = A'B + AB'$

When input changes from $(A, B) = (0, 1)$ to $(1, 0)$ with $C = 1$.

Circuit (Two-Level SOP)



Remedy : Add consensus term AB .

New Function :

$$F = A'B + AB' + AB$$

Important for DSSSB TGT CS :


Hazards occur in multi-level circuits and affect reliability.

46. Multiplexers (Data Selectors)

46


- Multiplexer selects one of many inputs and directs it to the output.
- A $2^n : 1$ MUX has 2^n inputs, n select lines and one output.

4 : 1 Multiplexer



S_1	S_0	Y (Output)
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

Logic Diagram of 4 : 1 MUX



Applications :

- Data routing
- Communication systems
- Implementing logic functions


7. Demultiplexers (Data Distributors)

47


Demultiplexer routes one input to one of many outputs.

A $1 : 2^n$ DEMUX has one input, n select lines and 2^n outputs.

4 Demultiplexer



Logic Diagram of 1 : 4 DEMUX



Applications :


- Data distribution
- Memory decoding
- Communication

Note : MUX $\rightarrow$ Many to One

DEMUX $\rightarrow$ One to Many

4. Encoders and Decoders

2 : 4 Encoder




Truth Table (Assume one input is 1 at a time)

D_3	D_2	D_1	D_0	Y_1	Y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

Applications : Keyboard encoder, Priority encoder,
Data compression, Interrupt control

2 : 4 Decoder



Truth Table

A	B	Y_0	Y_1	Y_2	Y_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Applications : Memory decoding, Display decoding,
Address decoding

Encoders $\rightarrow$ Many to Few

Decoders $\rightarrow$ Few to Many


49. Priority Encoders

49

- In normal encoder, if more than one input is 1 at a time, the output combination is invalid.
- Priority encoder assigns a fixed priority to inputs.
- The input with highest priority (highest order) is encoded.

Example : 4-to-2 Priority Encoder (I_3 highest priority)

Logic Diagram :



Priority Order :

$I_3 > I_2 > I_1 > I_0$

(Higher index =
Higher priority)

Truth Table :

I_3	I_2	I_1	I_0	Y_1	Y_0	Valid Output
0	0	0	0	X	X	No input is 1
0	0	0	1	0	0	I_0
0	0	1	0	0	1	I_1
0	1	0	0	1	0	I_2
1	0	0	0	1	1	I_3
1	x	x	x	1	1	I_3 (Highest priority)

Note :

x $\rightarrow$ Don't care

X $\rightarrow$ Invalid

0. Code Converters

(50)

Binary to Gray Code Converter

Consecutive Gray codes differ in only one bit.

Used to reduce errors in switching circuits.

Truth Table :

Binary (A B C)			Gray (G_2 G_1 G_0)		
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	1
0	1	1	0	1	0
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	0	0


Logic Equations :

$$G_2 = A$$

$$G_1 = A \oplus B$$

$$G_0 = B \oplus C$$

Logic Diagram :



Gray to Binary Code Converter


Logic Equations :

$$B_2 = G_2$$

$$B_1 = G_2 \oplus G_1$$

$$B_0 = G_2 \oplus G_1 \oplus G_0$$

Logic Diagram :



Remember : Gray code is not weighted. It is a cyclic code.

51.

1. E

- P
- I
- I

Logic

D_0 —

D_1 —

D_2 —

D_3 —

2. E

- C
- is
- O
- O

Logic

D_0

D_1 —

B_c —

P_B —

M

-
-

Parity Generators and Checkers


Even Parity Generator (4-bit)

Parity bit (P) is added so that total number of 1's is even.

Number of 1's in data is even $\rightarrow P = 0$

Number of 1's in data is odd $\rightarrow P = 1$

Diagram :



Equation :

$$P = D_0 \oplus D_1 \oplus D_2 \oplus D_3$$

Even Parity Checker (5-bit)


Checks whether total number of 1's (including parity bit)

is even or not.

Output = 1 $\rightarrow$ Even parity (No error)

Output = 0 $\rightarrow$ Odd parity (Error)

Diagram :



Equation :

$$\text{Output} = D_0 \oplus D_1 \oplus D_2 \oplus D_3 \oplus P$$

Note :

Even parity is similar (just invert the parity bit).


Parity is used for error detection (not correction).

52. Adders - Carry Save Adder (CSA)

52

- Used in fast arithmetic circuits like multipliers.
- Adds three numbers of n-bits and gives Sum and Carry.
- Sum and Carry are calculated without waiting for carry propagation.

Logic Diagram (1-bit) :



Equations :

$$\text{Sum} = A \oplus B \oplus C_{in}$$

$$\text{Carry} = \overline{A}B + AC_{in} + BC_{in}$$

Truth Table (1-bit) :

A	B	C_{in}	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Applications :

- Used in multipliers
- High speed adders
- Digital signal processing

Note : CSA does not propagate carry to next stage.
It saves time in partial product addition.


3. Comparators

Compares two binary numbers.

Outputs indicate whether $A > B$, $A = B$ or $A < B$.

1-bit Comparator

Logic Diagram :



Equations :


$$A > B = A \overline{B}$$

$$A = B = A \oplus \overline{B}$$

$$A < B = \overline{A} B$$

2-bit Comparator

Logic Diagram :



Note :

- Compare MSB first.
- If MSBs are equal, compare next bits.
- Can be extended to n-bits.

Used in digital systems, decision making, ALU, sorting etc.

1. L

• U

Block

Flu
Butt

2. A

Block

Se
(Ve

Appl


- Tre
- Inv

Lifts, Barriers and Basic Digital Systems

(Elevator) Control System


sequence counters and decoders.

Diagram :



Automatic Barrier System

Diagram :



Digital systems use :

- Logic gates
- Flip-flops
- Counters
- Decoders
- Timers

Applications :

- Traffic lights
- Industrial automation
- Ticket vending machines
- Security systems

Digital Electronics


is the foundation
of all modern
electronic systems.

55. Seven Segment Display

55

- A seven segment display has 7 LEDs (a to g) used to display decimal digits 0 to 9.
- It can be used in Common Anode (CA) or Common Cathode (CC) configurations.

Segment Diagram :



Note :

- For Common Anode, 1 = OFF, 0 = ON.
- Use current limiting resistor with each segment.

7-Segment Truth Table (Common Cathode)

Digit	Segments (1 = ON, 0 = OFF)					
	a	b c	c	e	f	g
0	1	1	1	1	1	0
1	0	1	1	0	0	0
2	1	1	0	1	0	1
3	1	1	1	1	0	1
4	0	1	1	0	1	1
5	1	0	1	0	1	1
6	0	0	1	1	1	1
7	1	1	1	0	0	0
8	1	1	1	1	1	1
9	1	1	1	1	0	1

Applications :


- Digital clocks, Counters, Calculators, Measuring instruments, Elevator floor indicators, etc.

56. Registers


(56)

- A register is a group of flip-flops used to store binary information.
- All flip-flops share a common clock.
- Types - SISO, SIPO, PISO, PIPO (Parallel In Parallel Out)


1. SISO (Serial In Serial Out)




2. SIPO (Serial In Parallel Out)



3. PISO (Parallel In Serial Out)



4. PIPO (Parallel In Parallel Out)



Note : Registers are basic building blocks of memory and digital systems.


counter is a sequential circuit that goes through a fixed sequence of states.

is built using flip-flops.

synchronous (Ripple) Counter

asynchronous Counter


synchronous (Ripple) Counter



Note :

- Simple but has accumulated propagation delay.

synchronous Counter



Note :

- All flip-flops receive clock simultaneously.
- Faster and more reliable.

Applications :

frequency division, Timing, Digital clocks, Event counting, sequence generations, etc.


58. Shift Registers & Universal Shift Register

(58)

1. Shift Register

- Shifts data left or right by one position on each clock pulse.
- Used for data transfer, delay, conversion, etc.

4-bit Shift Register (Right Shift)



Note :

- On each clock pulse, data moves one flip-flop to the right.
- Left shift is similar in opposite direction.

2. Universal Shift Register (4-bit)

- Can perform - Hold, Shift Right, Shift Left, and Parallel Load.
- Uses control inputs S_1 and S_0 .
- Built using D Flip-Flops.

Mode Selection Table :

S_1	S_0	Mode	Operation
0	0	Hold	No change
0	1	Shift Right	Move right
1	0	Shift Left	Move left
1	1	Parallel Load	Load data


Applications :

- Data transfer, Serial to parallel conversion, Buffer storage, CPU data handling, Communication systems.

1. DAC (Digital to Analog Converter)

- Converts digital (binary) data into analog output voltage/current.
- Types - Weighted Resistor DAC, R-2R Ladder DAC, etc.


Basic 4-bit DAC (Weighted Resistor)



2. ADC (Analog to Digital Converter)

- Converts analog input voltage into digital (binary) output.
- Types - Flash ADC, SAR ADC, Dual Slope ADC, etc.

Basic ADC Block Diagram



Equation : $V_{out} = -V_{ref} \left(\frac{b_3}{2^3} + \frac{b_2}{2^2} + \frac{b_1}{2^1} + \frac{b_0}{2^0} \right)$

Where $b_i = 0$ or 1

Applications :

- DAC - Audio systems, Signal generators, Motor control
- ADC - Data acquisition, Sensors, Communication systems.

Summary of Important Digital Electronics Topics

(60)

Topic	Key Points
Logic Gates	Basic, Universal, Bubbled gates - building blocks of digital circuits.
Sequential Circuits	Latches, Flip-flops (SR, JK, D, T), Registers, Counters.
Combinational Circuits	Adders, Subtractors, Multiplexers, Demultiplexers, Comparators, Encoders, Decoders.
Simplification	K-Maps, Don't care conditions, Grouping, EPIs, POS, SOP.
Arithmetic Circuits	RCA, CSA, CLA - used for fast arithmetic operations.
Converters	Binary-Gray, Gray-Binary, Parity generators & checkers.
Display & Indicators	7-Segment Display, LED, Indicators.
Applications	Control systems, Digital systems, Communication, Automation, Measuring instruments, Computers.

Exam Tips (DSSSB TGT CS)

- Learn truth tables and characteristic/excitation tables of flip-flops.
- Practice K-map problems (3- & 4-variable) regularly.
- Understand differences (RCA vs CLA, MUX vs DEMUX, Encoder vs Decoder).
- Solve previous year questions and time yourself.

61. Practice Set - 1 (Basic Logic & Boolean Algebra)

(6)

Q1. Simplify the following Boolean expressions using Boolean algebra :

(a) $A + A'B$

(b) $(A + B)(A' + C)$

(c) $A'B + AB' + BC + B'C$

(d) $(A + B + C)(A' + B)$

(e) $(A' + B')(A + B + C)$

Recall :

$$A + A = A, \quad A + A' = 1$$

$$AA = A, \quad A A' = 0$$

$$A + 0 = A, \quad A \cdot 1 = A$$

$$(A + B)' = A' \cdot B'$$

$$(A \cdot B)' = A' + B'$$

Q2. Using K-map, minimize the following functions :

(a) $F(A, B, C) = \Sigma m(1, 3, 5, 7)$

(b) $F(A, B, C) = \Sigma m(0, 2, 4, 6) + d(1, 3, 5, 7)$

(c) $F(A, B, C, D) = \Sigma m(0, 1, 2, 5, 6, 8, 9, 13) + d(10, 14)$

Q3. Convert the following to POS form using K-map :

$$F(A, B, C) = \Sigma m(0, 2, 3, 5, 6, 7)$$

Q4. State Dual of the expression : $F = A'B + AC' + BC$

Q5. Simplify using Boolean algebra and verify using truth table :

$$F = (A + B)'(A + B) + (A \cdot B)'$$

<u>Marks Distribution</u> :	Q1 (5 marks))	Q2 (6 marks)	Q3 (3 marks)
	Q4 (1 mark)	Q5 (5 marks)	Total = 20 Marks

62. Practice Set - 2 (Combinational Circuits)

62

- Q1. Design Half Adder using logic gates. Write its truth table.
- Q2. Design Full Adder using two Half Adders. Draw the circuit and write truth table.
- Q3. Design Full Subtractor using logic gates and verify with truth table.
- Q4. A 4-bit binary number $A = 1011$ and $B = 0110$.
- (a) Add A and B using Ripple Carry Adder. Show all steps.
- (b) What is the result using Carry Look Ahead Adder?
- Q5. Draw the logic diagram of 4-bit Carry Look Ahead Adder.
- Q6. Compare Ripple Carry Adder and Carry Look Ahead Adder on the basis of delay, hardware and speed.
- Q7. Implement the following expression using basic gates :
- $$F(A, B, C, D) = \sum m(0, 1, 2, 5, 6, 9, 10, 14)$$

Answer Hints (for Self Practice)

HA : Sum = $A \oplus B$, Carry = $A \cdot B$

FA : Sum = $A \oplus B \oplus C_{in}$, Cout = $AB + BC_{in} + AC_{in}$


FS : D = $A \oplus B \oplus B_{in}$, Bout = $(A'B) + (B_{in}(A \oplus B)')$

Marks Distribution : Each Q = 2 to 3 marks

Total = 20 Marks

63. Practice Set - 3 (Sequential Circuits - Flip Flops) (63)

- Q1. Draw the circuit diagram of SR Flip-Flop using NOR gates.
Derive its characteristic table.



- Q2. Draw the circuit diagram of JK Flip-Flop using NAND gates.
Derive its characteristic table.
- Q3. Show that JK Flip-Flop works as Toggle Flip-Flop when $J = K = 1$.
- Q4. Draw the circuit diagram of D Flip-Flop using NAND gates.
Derive its characteristic table.
- Q5. Draw the circuit diagram of T Flip-Flop using JK Flip-Flop.
Derive its characteristic table.
- Q6. Differentiate between SR, JK, D and T Flip-Flops.

Marks Distribution : Each Q = 3 to 4 marks

Total = 20 Marks

64. Practice Set - 4 (K-Maps & Logic Minimization)

Q1. Minimize the following functions using K-map :

(a) $F(A, B, C, D) = \Sigma m(0, 1, 2, 5, 6, 8, 9, 13, 14, 15) + d(3, 7, 11)$

(b) $F(A, B, C) = \Pi M(0, 1, 3, 4, 6) + d(2, 5)$

Q2. Find the essential prime implicants of :

$$F(A, B, C, D) = \Sigma m(1, 3, 7, 11, 15)$$

Q3. Using K-map, minimize to minimum SOP and minimum POS :

$$F(A, B, C, D) = \Sigma m(0, 2, 5, 6, 8, 9, 10, 14)$$

Q4. What are the advantages of using K-map over algebraic methods?

Q5. Simplify using K-map (with don't care conditions) :

$$F(A, B, C, D) = \Sigma m(1, 2, 4, 7, 8, 10, 11, 15) + d(0, 3, 5, 12, 13, 14)$$

Important :

- ★ Group largest 1's (or 0's for POS).
- ★ Use don't care (X) to form bigger groups.
- ★ Number of groups should be minimum.

AB \ CD				
	00	01	11	10
00	1	1	X	0
01	1	X	1	0
11	0	1	1	X
10	0	X	1	1

Marks Distribution : Each Q = 4 Marks Total = 20 Marks

65. Practice Set - 5 (MUX, DEMUX, Encoders & Decoders) (65)

- Q1. Implement the function $F(A, B, C) = \sum m(1, 2, 5, 6)$ using 4:1 Multiplexer. Show the data inputs and select lines.
- Q2. Implement the function $F(W, X, Y, Z) = \sum m(0, 1, 2, 5, 9, 13)$ using 8:1 Multiplexer.
- Q3. Explain with diagram how 1:4 Demultiplexer works.
- Q4. Realize the function $F(A, B, C, D) = \sum m(2, 4, 6, 8, 10, 12, 14)$ using 1:4 Demultiplexer.
- Q5. Draw the logic diagram of 8:3 Encoder. Write its truth table.
- Q6. Draw the logic diagram of 3:8 Decoder. Write its truth table.
- Q7. What is the use of priority encoder? Design 4:2 priority encoder and write truth table.

Key Points to Remember :

- ★ MUX $\rightarrow$ Many to One (Data Selector)
- ★ DEMUX $\rightarrow$ One to Many (Data Distributor)
- ★ Encoder $\rightarrow$ Converts 2^n inputs to n outputs
- ★ Decoder $\rightarrow$ Converts n inputs to 2^n outputs

Marks Distribution : Each Q = 2 to 3 marks Total = 20 Marks

66. Practice Set - 6 (Miscellaneous & Short Answer) (66)

- Q1. Design a 3-bit Binary to Gray code converter.
- Q2. Design a Gray to Binary code converter.
- Q3. Design a 4-bit Parity Generator. Write its truth table.
- Q4. Design a 5-bit Parity Checker. How does it detect errors?
- Q5. Compare Synchronous and Asynchronous Counters.
- Q6. Draw the logic diagram of 3-bit Synchronous Up Counter.
- Q7. What are Hazards in combinational circuits? Explain static and dynamic hazards.
- Q8. Explain the working of 7-Segment Display. Write the segment pattern to display decimal digit '5' (assume common cathode).
- Q9. Differentiate between DAC and ADC.
- Q10. Write any four applications of Digital Electronics.

DSSSB TGT CS - Exam Tips

- ★ Practice truth tables and characteristic tables of all flip-flops.
- ★ Focus on K-map problems (3 & 4 variable).
- ★ Understand timing diagrams of sequential circuits.
- ★ Solve previous year questions for better preparation.

Marks Distribution : Each Q = 2 Marks Total = 20 Marks